Makefile

target: dependencies
tab command

a:b c
    @echo "hello world"
b:
    @echo "hello b"
c:
    @echo "hello c"

output

hello b
hello c
hello world